Abstract-This work focuses on proposing a new structure for asymmetric multilevel inverter. In the proposed topology, a switched capacitor (SC) and conventional series inverter are combined and connected in cascade. The proposed multilevel inverter finds its application in photovoltaic inverters which has numerous advantages. Firstly, it converts power for AC requirements from comparatively low DC voltage sources and with lower number of switching devices. Second, with the removal of transformers normally used for stepping up the voltage of each inverter stage the weight, volume and size of the whole system is reduced as the proposed topology can double the input voltage without a transformer. Symmetrical step control method (SSCM) and fundamental switching frequency method (FSFM) are applied to this proposed topology to actuate the power electronic switches for effective control and monitoring of voltage levels generated at the output. The simulation is executed using MATLAB/SIMULINK software. It was found that FSFM modulation technique results in a lower value of Total Harmonic Distortion (THD). The switching strategy is implemented with an FPGA device for the experimental prototype. The simulation and experimental result of single-phase 25-level inverter is given to demonstrate the precise operation of the suggested topology.
I. INTRODUCTION
A multilevel inverter is a power electronic system that synthesizes a desired AC voltage from several levels of DC voltages as inputs. The ever-increasing energy consumption and the diminishing trend of using raw material resources due to its exhaustible nature and high cost have lead to the development of inexhaustible energy sources like photovoltaic (PV) more and more. The multilevel inverters have been considered as the main unit in such grid-connected systems. The challenging issues in such systems are producing an acceptable sinusoidal voltage waveform and boosting the output voltage [4] . Due to the bulky inductors, the use of a transformer in the boost multilevel inverter increases the size and cost and decreases the efficiency [1] .
978-1-4673-9563-2/15/$31.00 ©2015 IEEE

Fig. 1 Basic unit
The switched capacitor multilevel works by proper charging and discharging of capacitors in parallel and in series to produce the desired output [2] . In order to alleviate the inherent voltage unbalancing problem, the hybrid source switched capacitor topologies can be used. By using this kind of inverter structure with simpler control techniques and fewer switching devices, it is possible to achieve a higher number of voltage steps at the output [3] . This switched capacitor topologies can be used in standalone applications like PV systems and electric vehicle application [4] . This paper proposes a new topology using switched capacitor units. Symmetrical step control method and the fundamental switching method are used in this investigation. The paper is structured as follows-in the next section the basic unit of the proposed topology is explained followed by the suggested topology. Section III presents the simulation results and section IV describes the experimental results. Lastly section V provides the conclusion for this work.
II. PROPOSED ASYMMETRIC MULTILEVEL INVERTER
The suggested elementary unit for the asymmetric multilevel inverter is shown in Fig. 1 . In this basic network, the capacitor is connected in series and parallel with the dc voltage source by the switches S and P. The switching on of switch P makes the capacitor to get charged to the voltage V dc , and when the switch S is switched on, the capacitor starts to discharge. When the switch S is on, the diode D is off as it is reverse biased and prevents capacitor discharging to the dc voltage source. It is coherent that both switches S and P cannot be on concurrently because a short circuit across the dc voltage source V dc would be created. Table I specifies the values of V L for states of switches P and S. The elementary unit shown in Fig. 1 can be extended as shown in Fig. 2 . In Fig. 2 , the switches P i ( i=1,2,3…,n) connect the capacitors in parallel and the switches S i (i=1,2,3…,n) connect the capacitors in series with the dc voltage sources. For producing the zero and negative output voltages, an H-bridge has been used at the output.
A. Suggested Topology
Fig . 3 shows the proposed multilevel Inverter. In this topology, two switched capacitor units have been connected in series by using H-bridges. The negative and zero voltage levels are produced by H-bridge as the basic unit can produce only the positive voltage levels.
The magnitude of the dc voltage sources can be determined in numerous ways. For this circuit, the magnitude of the dc voltage sources in the k th unit follows the below relation:
(1) Here, we have 2 DC sources. According to equation (1), we have
This structure is called asymmetric multi-level inverter because of the dissimilarity in the magnitudes of the dc voltage sources.
There are 25 modes of operation for this proposed topology depending upon the on state of the switches for providing each level in the output voltage. Table III and IV gives the values of output voltages V L for different states of switches S1, S2, P1, P2, T1, T2, T3, T4, T5, T6, T7 and T8 respectively. Note that there are various distinct switching sequences for producing the zero level and only one of them is shown in table III. In the tables III and IV the state conditions 1 means that the particular switch is ON and state condition 0 means that particular switch is OFF. TABLE II  CALCULATION OF DIFFERENT PARAMETERS OF THE  PROPOSED TOPOLOGY   TABLE III  SWITCHING TABLE FOR THE SUGGESTED HYBRID 25 LEVEL  INVERTER FOR POSITIVE HALF CYCLE   TABLE IV  SWITCHING TABLE FOR THE SUGGESTED HYBRID 
A. Symmetrical step control method
For switching to the bridge switches in MAT pulse generators are used. According to th the Pulse Width (% of period) = n*(100/49 (sec) = m/50/49, where n and m are num switch is ON and OFF respectively. It is giv level has equal duration. In terms of switc angle will be 7.5 degree which is 90 0 /12. Fig voltage and current for R load of 100 resp harmonic distortion (THD) of the simula voltage is 14.57% using symmetrical step shown in Fig. 6 .
It can be noticed from fig. 5 that the out quarter wave symmetry. Also, the steps are the waveform is more like triangular rather th 
B. Fundamental switching freq
In this method, a sinusoidal and it is compared with the de In MATLAB/SIMULINK, th sinusoidal wave with constant l Fig. 7 Fig. 9 shows the load voltage respectively. The total harm simulated 25-level load voltag switching frequency method is From Fig. 10 it can be noti switching frequency techniqu waveform are not symmetric duration. Instead, the steps are staircase output waveform is n waveform. Since the resultin sinusoidal waveform, the THD switching technique will be le step control method. veform for resistive load using SSCM age for R load using SSCM quency method l reference waveform is created sired voltage levels (1 to 12pu). his is done by comparing a lines of the required dc level. ltage steps and the sinusoidal ing methodology. In this figure, magnitude and frequency of waveform is created and it is tage levels (1 to 12pu) and then by programming it in MATLAB iven to the appropriate switches ng upon the modes of operation. and current for R load of 100 onic distortion (THD) of the ge is 4.38% using fundamental shown in Fig. 10 . iced that, by using fundamental ue, all the steps in the output cal i.e., they don't have equal in such a way that the resulting near to the reference sinusoidal ng output waveform is a near D obtained by using fundamental ess as compared to symmetrical An isolated driver circuit is optocouplers provide the req control circuit. The FPGA pro driver circuits which in turn dri The IGBT's utilized in the p FPGA Spartan 3E board is u signals.
XILINX 14.5 is the software process for implementing a divided into five steps:
• Design entry • Behavioral Simulatio • Design synthesis • Implementation • Device programming This is the process through VERILOG for creation of ga behavioral simulation which entered is functionally correct wave using inbuilt ISE simula device programming is done to Fig. 13 shows the photograp and Fig. 14 A new asymmetric multilevel inverter topology has been proposed through this work. It was shown that the proposed topology generates a 25-level voltage by using 12 IGBT's, 2 diodes, and 2 isolated dc input voltage sources. Thus it reduces the input dc voltage sources, utilizes fewer switching devices and also lessens the size and cost of the system in comparison with conventional topologies. In addition, the proposed topology can boost the input voltage without any transformer. Two types of switching technique i.e. Symmetrical
Step Control Method and Fundamental Switching Frequency Method were used as the switching techniques for the asymmetric multilevel Inverter. And it is seen that Fundamental switching method was found to have lower THD values as compared to symmetrical step control method. Since, the THD obtained by fundamental switching scheme is less than 5%; the resulting load current and voltage can be considered as almost "clean" sinusoids. The simulations performed were validated with experimental tests and the results thus obtained from this 25-level inverter showed close proximity to each other and are very acceptable.
